

NONLINEAR TRANSIENT CHARACTERIZATION OF THIRD ORDER VOLTAGE SWITCHED CP-PLL

Ehsan Ali¹, Shahnawaz Talpur², Abdul Latif Memon³, Nasreen Nizamani¹,

¹Department of Electronic Engineering, QUEST, Nawabshah, Pakistan

²Department of Computer Systems Engineering, Mehran UET, Jamshoro, Pakistan

³Department of Telecommunication Engineering, Mehran UET, Jamshoro, Pakistan

Corresponding author: ehsan.ali@quest.edu.pk

ABSTRACT: The mixed signal PLL commonly known as CP-PLL is widely used in several Mobile and Wireless application. Due to hybrid nature it is very complex to analyze the system during off-locking. Linear approach is preferred to design the system, however linear approach is quit limited and valid only in the locked state. Furthermore, analysis of the higher order CP-PLLs become more complex. The PLL operating with VSCP-PLL is exhibits peculiar behavior in the form of asymmetrical pump current which impact the non-linear transient domain of system. Transistor level modeling is highly time and resource inefficient. Therefore to tackle all these issues like highly stochastic nature, mixed-signal behaviour, simultaneous inclusion of high and low frequency parts in the loop, a fast and efficient modeling and simulation approach is necessary. Thus, in this paper an efficient Event Driven modeling approach for third order VSCP-PLL is derived. The developed model is validated using transistor level simulations and also compared with existing linear approach. A fast, efficient and more accurate modeling technique is achieved.

Keywords: PLL, voltage switched charge pump, event driven modeling and simulation technique, non-linear switching behavior.

INTRODUCTION

The charge-pump phase locked loop (CP-PLL) is widely used subsystem in mobile and wireless communication, and smart system applications [1]-[3]. The CP-PLL is a heterogeneous system involving the co-design of the analog, digital and RF blocks [4]. This heterogeneity results in complicating the design and analysis of the CP-PLL systems. The CP-PLL consists of several blocks connected in a loop as shown in Fig.1. This loop representation is mostly used in the frequency synthesis and tracking application [1]. The CP-PLLs are mostly used to track the ramping reference frequency in applications like Doppler shift [5]. The digital phase and frequency detector (PFD) block is a state machine usually realized by using the sequential circuits [6]. The PFD detects the phase error between two signals, i.e. reference signal and the feedback signal. The charge-pump provides a pulse width modulation correction signal based on the detected error signal. The LF suppresses the noise and higher order harmonics of detected signal and provides a quasi-dc signal to tune the voltage controlled oscillator (VCO) [5]-[6]. A frequency divider circuit is realized in the feedback loop to perform the frequency synthesis function. Generally the CP-PLL used in applications like frequency synthesis and tracking application are operated by a current switched charge-pump (CSCP) [7]. This configuration of the charge-pump delivers a constant current during one switching cycle. The design of an ideal CSCP is challenging due to non-ideal effects that are inherent to PFD-CSCP transfer function. Furthermore, the conventional CMOS CSCP exhibits some non-ideal characteristics like mismatch, slew rate current pulses due to the commutation delay transferred from the PFD to the CSCP [8]. The pump current cannot set instantly to $\pm I_p$,

since the actual current pulse is not perfect and




Fig. 1: The general representation of the CP-PLL system.

incorporates switching delay and slew rates, the phenomenon is illustrated in Fig. 2. These non-idealities influence the performance of the CP-PLL as a frequency synthesizer by increasing the spurs level in the output spectrum and influence the spurs level in the output spectrum and influence the transient characteristics (lock range, settling time) [7]. Because of these challenges, in some PLL chips a voltage switched charge-pump (VSCP) delivering a constant voltage during one sampling period (as shown in Fig. 3) is preferred [9]. The advantages of utilizing a VSCP are the cheap realization costs and the major aspect is related to the design simplicity of the VSCP structure [10]. However, a VSCP introduces a highly peculiar effect since the current during one sampling period is not constant [6],[9]. The variation in the pump current is related to the difference between the supply voltage (V_{DD}) and the initial voltage across the capacitor of the LF circuit. This peculiar effect produces asymmetrical dynamics, if the PLL is operating at $V_{DD}/2$ [11]. Therefore, different modeling approaches like linear modeling, behavioral modeling, transistor level modeling are used to characterize such a highly stochastic system[4]. Linear model can be used to




Fig. 2: Current switched charge pump and its ideal and real behavior output current pulse.




Fig. 3: The schematic of the VSCP and arbitrary order LF.

predict the average behavior of the PLL when it is locked and considering two prior linearizations of PFD and VCO circuit. Therefore, linear model cannot predict the non-linearities and non-idealities related to circuit level implementations of PLL [5]. Even though linear modeling provides a starting point considering the empirical design of the system. To model the more accurate system, the transistor level models accompanied with behavioral models are used to finalize the design process [10]. But these modeling and simulation approaches are highly time and computer resource inefficient. Therefore a more robust and efficient approach is required. In the second step behavioral model is used to characterize the high level behavior of the system and then design process is finalized using transistor level simulations. If the robust design is not achieved then the conventional design process is repeated [12] until a satisfactory design is achieved. This cycle of redesign is highly time and resource costly. Therefore, a fast, efficient and more accurate methodology is necessary to characterize the non-linear switching behavior of mixed-signal PLL system. The Event Driven (ED) modeling technique presented in [13]-[18] is most efficient method than other linear method and transistor level models. This technique has been mostly applied on PLL operating with a CSCP. However, still it needs to be applied on most of the pulse width modulated system to characterize the mixed-signal behavior. In this paper we

have applied ED model to the third order VSCP-PLL and results are compared with the linear theory and transistor level simulations.

VSCP-Architecture

The general CP-PLL functional blocks are shown in Fig.1. The major difference between the VSCP-PLL and the conventional CP-PLL is integration of a VSCP which necessitates the inclusion of a resistor between the VSCP and LF [1] as shown in Fig.3. Furthermore, when using second order LF to realize a third order PLL, it is essential to transform the lead-lag filter to represent high impedance state to depict the exact transient behavior of the system. The VSCP delivers voltages (V_{DD} , v_{ctrl} and V_{SS}) during UP, Zero and Down states of the PFD [5],[15]. Due to the difference of potential between the capacitors of the LF and the supplied pump voltage, a highly peculiar effect in the form of asymmetrical current exists which may affect the natural oscillation frequency of the system.

Event Driven Modeling Technique

The principle of phase locking of the mixed-signal PLL is basically dependent on the triggered nature of the PFD block [5]. The PFD reacts on the falling or rising edges, detects the phase error during the switching interval of the two consecutive events [14]-[16]. Where the phase error is actually the phase difference between the two falling (rising) edges. Thus, it is enough to calculate the instant of these commutation edges as shown in Fig. 4.

The differential equations of the LF can be used to define the dynamic behavior of the loop between these switching instants. At the instant of falling edges, the phase of the reference signal having angular




Fig. 4: The concept of the Event driven methodology

frequency ω_{ref} can be calculated as:

$$\varphi_{ref}(t_{n+1}^{ref}) = \varphi_{ref}(t_n) + \int_{t_n}^{t_{n+1}^{ref}} \omega_{ref}(\tau) d\tau = 2\pi \quad (1)$$

and phase of the divider signal having angular ω_{div} can be calculated as:

$$\varphi_{\text{div}}(t_{n+1}^{\text{div}}) = \varphi_{\text{div}}(t_n) + \int_{t_n}^{t_{n+1}^{\text{div}}} \omega_{\text{div}}(v_{\text{ctrl}}(\tau))d\tau = 2\pi \quad (2)$$

The falling events occur when phases of both signals is 2π . The falling instant of reference signal (t_{n+1}^{ref}) can be calculated analytically by solving the relation (1).

$$\varphi_{\text{div}}(t_{n+1}^{\text{ref}}) = \varphi_{\text{ref}}(t_n) + 2\pi f_{\text{ref}}(t_{n+1} - t_n) \quad (3)$$

$$t_{n+1}^{\text{ref}} = t_n + \frac{(2\pi - \varphi_{\text{ref}}(t_n))}{2\pi f_{\text{ref}}} \quad (4)$$

Between two falling edges, the voltage pump signal modulates the internal dynamic state of the system. The tuning voltage of the VCO (v_{ctrl}) is the key parameter to be determined between the successive triggering edges. The control voltage can be obtained using state space representation of LF circuit.

$$\begin{aligned} \dot{x}(t) &= Ax(t) + Bv_p(t) \\ v_{\text{ctrl}} &= C^T x(t) + Dv_p(t) \end{aligned} \quad (5)$$

The $x(t)$ represents the internal state of the system (i.e. the voltage across capacitors $v_{c1}(t)$ and $v_{c2}(t)$) of the LF), which then can be define by following solution:

$$x(t) = \Phi(t - t_n)x(t_n) + \int_{t_n}^t \Phi(t - \tau)b v_p(\tau)d\tau \quad (6)$$

The generalized control voltage expression can be represented as:

$$v_{\text{ctrl}}(t) = C^T \left[\Phi(t - t_n)x(t_n) + \int_{t_n}^t \Phi(t - \tau)Bv_p(\tau) d\tau \right] + Dv_p(t) \quad (7)$$

By putting Eq. (7) in Eq. (2) and solving it, the phase relation of the divider signal can be obtained as:

$$\begin{aligned} \varphi_{\text{div}}(t_{n+1}) &= \varphi_{\text{div}}(t_n) \\ &+ \frac{2\pi}{N} \int_{t_n}^{t_{n+1}} K_v \left\{ \begin{aligned} &C^T \left[\Phi(t - t_n)x(t_n) + \int_{t_n}^t \Phi(t - \tau)Bv_p(\tau) d\tau \right] \\ &+ Dv_p(t) \end{aligned} \right\} + f_{v,\phi} d\tau \end{aligned} \quad (8)$$

Equation (8) is non-bijective one. which cannot be solved analytically but numerically. There are several numerical method (e.g. secant method) which can be used to estimate the time of the occurrence of edge of the divider signal (t_{n+1}^{div}) [12]. After calculating the event time of both reference and divider signal. The effective event impacting the loop dynamics is then obtained using the minimum operation:

$$t_{n+1} = \min(t_{n+1}^{\text{ref}}, t_{n+1}^{\text{div}}) \quad (9)$$

Determining the next effective triggering event at t_{n+1} from (9), then all state variable within a state matrix (M_{n+1}) can be calculated at the same time instant and

then can be saved as initial condition to determine the next time instant:

$$M_{n+1} = \begin{bmatrix} t_{n+1} \\ \varphi_{\text{ref}}(t_{n+1}) \\ \varphi_{\text{div}}(t_{n+1}) \\ \varphi_{\text{err}}(t_{n+1}) \\ x(t_{n+1}) \end{bmatrix} \quad (10)$$

To simulate the derived Event Driven model an algorithm defined in [11]-[12] can be used, where all state variables in a state variable matrix (10) can be calculated in an iterative process.

SIMULATION RESULTS

To validate the derived Event Driven model, a transistor level model was designed in CMOS 130nm technology. The design of the VSCP and second order LF circuit is given in [1]. The current starved ring VCO [8] utilized here is based on 11 delay cells and having center frequency of 48MHz with non-linear transfer characteristics and $K_v = 112.476$ MHz/V is the gain in the small quasi-linear range. The divider ratio is 48. All the components of VSCP-PLL were designed and tested inividually and then simulations were performed by connecting them in the loop. The validation process can be defined as: first the transistor level model was simulated in Virtusuo (**Spectre**) simulator and then cotnrol voltage was extracted from the **Spectre** to **MATLAB**. Event Driven simulation were performed setting the same initial conditions and parameters.

A: Electrical Vs. ED-Model

The electrical simulation parameters and nearly the similar initial conditions are applied to perform ED simulations. It can be seen that, Fig. 6 both behavior are similar from its acquisition range to settling behavior of the system. The Event Driven model took 0.5 sec to obtain the 200us transient behavior, whereas the Spectre simulations took 5 hours to finish the transistor level simulations. This experiment shows that Event Driven model is more efficient in terms of speed and accuracy of the CP-PLL system simulation.

B. Linear approach Vs. ED Model

To validate linear model of the VSCP-PLL, it is necessary to approximate the non-constant pump current as quasi-constant and replacing voltage switched system by its equivalent current switched CP-PLL [6,9]. This linear model [6] for this typical architecture is only valid when PLL is locked at center frequency of the VCO and having a symmetrical dynamics (i.e. same currents in the up and down half cycle) [12].




Fig. 5: Electrical and ED simulation of the third order VSCP-PLL. (Para: Ref: frequency =1 MHz, N = 48, R₀ = 80KΩ, R₁ = 5KΩ, C₁ = 300pF, C₂ = 27pF, V_{DD}=2.5, V_{SS} = 0, Δv_{ctrl} = 0.2V)

$$\omega_n = \sqrt{\frac{K_{v,\omega} K_d}{NC_1}} \quad \zeta = \frac{\tau_1}{2} \omega_n \quad K_d = \frac{I_p}{2\pi} \quad K_{v,\omega} = 2\pi K_v \quad (11)$$

This experiment shows that, the linear model can predict the average behavior of the system but only in the locked state. The Event driven model can predict the locked and unlocked conditions and it can expose the switching behavior tuning voltage more accurately.

CONCLUSION

A non-linear Event Driven model of third order VSCP-PLL has been presented. The Event Driven model has achieved both speed and accuracy to represent the actual behavior of the mixed-signal PLL. It has been shown that linear model is not very accurate and is limited to the locked condition of the system. The Event Driven model simulation achieves an speed factor of




Fig. 6: Linear [6] and Event driven simulations of 3rd order VSCP-PLL (Parameters: K_v=2MHz/V, ζ =0.308, ω_n= 39.765 K rad/s, V_{DD} =5V, v_{ctrl} =2.5V, Δv_{ctrl} =0.2V).

36,000 comparing the transistor level simulations. The Event Driven can be extended to arbitrary ordered VSCP-PLLs to achieve a fast, resource efficient and more accurate design.

REFERENCES

- [1] Best R. E., "Phase-locked loops", *McGraw-Hill, New York*, (1984).
- [2] Banerjee D., " PLL Performance, Simulation, and Design", 3rd Edition, (2003).
- [3] Shu, K., Sanchez-Sonencio, E., CMOS PLL synthesizer: Analysis and Design, (2005).
- [4] Brain AA A., El-Turky F M., and Robert H., L., "Behavioral Modeling of Phased Locked Loop for Mixed-Mode Simulation", *Analog Integrated Circuits and Signal Processing* , **10**, pp. 45-65, (1996).
- [5] Gardner, F. M., "Phase lock techniques", John Wiley & Sons, 2005.
- [6] Gardner F. M.," Charge-Pump Phase Locked Loop", *IEEE Trans. on Comm.*, , **28**, pp. 1849-1858 (1980).
- [7] Razavi. B., "Design of Analog CMOS Integrated Circuits", *Mc GrawHill, New York, International Edition* (2001).
- [8] Razavi, B., "Monolithic phase-locked loops and clock recovery circuits: theory and design", *John Wiley & Sons*, (1996).
- [9] Margaris N. and Petridis V., Voltage Pump Phase-Locked Loops" *IEEE Trans. Ind. Electronics*, **32** (1), pp. 41-49, (1985).
- [10] K. M. David, "CD4046B Phase-Locked Loop: A versatile building block for micro power digital and analog applications", Texas instruments incorporated, *application Report SCHA002A*, pp. 1-24, (2003).
- [11] Ali E. et al., "Event Driven simulation of the second order voltage operated CP- PLL", *SAME confence., Nice, France*, (2012).
- [12] Ali E. et al, "Event Driven Modeling and Characterization of second order Voltage switched CP-PLL", *IEEE Transactions on circuit and system -I, Regular papers*, **63**, pp. 347 - 358, (2016).
- [13] Paemel Van M., "Analysis of a charge-pump PLL: New Model", *IEEE Transaction on communication.*, **42**, , pp. 2490-2498, (1994).
- [14] Hedayat C., Hachem A., Leduc Y. and Benbassabt G., "High level modeling applied to second order charge-pump PLL circuit", *TI Technical Journal*, 1997, pp. 99-108.
- [15] Hedayat, C., Hachem, A., Leduc, Y. and Benbassabt, G.: "Modeling and characterization of the 3rd order charge-pump PLL: a Fully Event-driven Approach", *Analog Integrated Circuits and Signal Processing*, **19** (1), pp.25-45 (1999),
- [16] Wiegand C. et al, "Modeling and Simulation of Arbitrary Ordered Nonlinear Charge-Pump Phase Locked Loops", *Semi-conducteur conference Dresden Germany*, (2011).
- [17] Ali E. et al., "Simulation and Validation of arbitrary ordered voltage switched CP-PLL using a event driven macromodeling", *IEEE International symposium on circuits and systems*, pp. 878-881 (2015).
- [18] Ali E. et al., "Modeling and PVT characterization of voltage switched CP-PLL using efficient event-driven technique", *IEEE-NEWCAS*, pp. 878-881 (2015).